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Abstract — In the context of the FPGA resource limitation 
for large scale NoC, multi-FPGA based solutions are 
proposed. Due to the scalable routing scheme and packet 
format, the proposed routing algorithm can be used with 
both intra-FPGA and inter-FPGA communications. The 
effectiveness of the scheme is that it can be used for any 
multi-FPGA based NoC with small amount extra resource 
consumption. 
Index Terms— routing algorithm, multi-FPGA, NoC, 
emulation 
I. INTRODUCTION 
  Network-on-Chip (NoC) has been proposed as a solution 
to implement future on-chip interconnections [1]. NoCs can 
provide higher overall bandwidth and more scalability with 
less power consumption [2]. 
NoC emulation using FPGA is widely used for evaluating 
the performances of the communication [3]. This 
experimental approach suffers from scalability issue, 
mainly due to the resource limitation of FPGA. Multi-
FPGA based emulation systems are proposed to solve this 
problem [4][5]. No fully scalable NoC architectures for 
multi-FPGA emulation purpose are proposed in literature. 
  The contribution of this work is to propose a scalable NoC 
on multi-FPGA platform from existing mesh NoC using the 
packet-switching technique. We propose a routing 
algorithm considering inter-FPGA and intra-FPGA 
communications based on existing 2D routing algorithms. 
II. THE HERMES NOC 
  In our work, we use Hermes NoC to illustrate the proposed 
routing algorithm. Any NoC with mesh topology using 
packet-switching technique can replace the Hermes NoC. 
The Hermes NoC was designed by Fernando MORAES 
from FACIN-PUCRS [6], and is depicted in Fig. 1.  
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Fig. 1 The Hermes NoC 
  The Hermes NoC uses the 2D mesh topology in which 
router has a set of bi-directional ports EAST, WEST, 
NORTH, SOUTH and LOCAL linked to other routers and 
PEs. The XY routing is often used due to its determinism 
and simplicity. The ATLAS tool can generate synthesizable 
VHDL NoCs with different flit sizes, buffer depths and 
routing algorithm. This tool also proposes SystemC 
simulation models with simulation VHDL models of traffic 
generators and traffic receptors.    
III. THE ROUTING ALGORITHM FOR MULTI-
FPGA BASED NOC 
A. The proposed routing algorithm 
  We consider a multi-FPGA platform with M FPGAs (the 
index of the FPGA that node N belongs to is denoted by zN). 
We denote the source node and destination node of a packet 
with S and D, respectively, and the current node with C. 
There is also one identical multi-dimension node NMD in 
each FPGA. The NMD node is the node (2, 2) in Fig. 2 in 
the 3X3 NoC implemented on 2 FPGAs. In addition to the 
traditional ports, the switch of NMD has two extra ports UP 
and DOWN. The multi-dimension router can transfer 
packets to the adjacent FPGAs with these two extra ports. 
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Fig. 2 The multi-FPGA based NoC and NMD node 
The basic idea of the multi-FPGA based routing scheme 
is to transfer the packet to the destination FPGA zD firstly 
(if the packet is not in FPGA zD). The architecture of the 
router using the proposed multi-FPGA based routing 
algorithm is shown in Fig. 3. Three modules implement the 
router: input buffers, switch control logic and crossbar 
interconnections. When an input buffer receives the first 2 
flits of a packet, it sends the flits to the switch control logic. 
The switch control logic can establish interconnections 
between the input ports and the correct outputs using the 
proposed routing algorithm. The algorithm compares the zC 
with zD firstly. Flits must be routed to D when zC equals to 
zD. If this is not the case, flits will be routed to the UP port 
of NMD when zC is greater than zD and to the DOWN port of 
NMD when zC is smaller than zD. 
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Fig.3 The architecture of router dedicated to multi-FPGA. 
B. The packet format 
  In order to support and evaluate the described multi-FPGA 
based routing, we require a five-flit header. The format of 
packet is adapted to multi-FPGA based NoC 
communication and is depicted in Fig. 4. The first and the 
second flit of the header represent the address of the 
destination FPGA zD and the 2D co-ordinate information of 
the destination router. The number of flits in the packet 
payload is stored in the third flit. To evaluate the latency 
performance of the proposed algorithm, the total latency 
between the source and destination router and the inter-
FPGA link latency are included in the header. 
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Fig. 4 Format of packet for multi-FPGA routing 
IV. EXPERIMENTS AND RESULTS 
Implementations and emulations are done on a multi-
FPGA platform using four ML506 development board with 
Xilinx ISE 10.1. The ML506 board contains a Virtex5 
FPGA (32640 registers and 32640 LUTs) with high speed 
serial designs using the RocketIO™ GTP transceivers [7]. 
A. Resource utilization 
Resource utilization experiments are done firstly for 
routers (32-bit flit, 16-flit buffer), as depicted in Fig. 5. 
 
Fig. 5 Resource utilization results for routers 
The extra resources are about 50 registers and 300 LUTs 
between RPN_2D and RPN_3D (i.e. the same router using 
respectively the XY and the proposed routing algorithm).  
The resources used for NMD node are higher than any other 
nodes. The NMD node uses respectively about 160 more 
registers and 700 more LUTs than 2D nodes and 110 more 
registers and 400 more LUTs than 3D nodes. 
We also compare the resource utilization for different 
size of NoCs (32-bit flit, 16-flit buffer), as shown in Fig. 6. 
 
Fig. 6 Resource utilization results for NoCs 
The 2x2 3D NoC uses 46.7% more registers and 29.1% 
more slice LUTs compared to the2x2 2D NoC. Extra LUTs 
are 31.2% or 26.8% for respectively the 3x3 and 4x4 NoC. 
Extra registers are 9.3% or 4.2% for respectively the 3x3 
and 4x4 NoC. The number of extra resources is getting 
lower when the size of NoC is getting higher. With the 
resource utilization results of 2D NoCs, resources of the 
NoC can be extended and estimated to multi-FPGA 
platforms. 
B. Average latency with different links 
The average latency of multi-FPGA based NoC depends 
on both the offered load and the inter-FPGA link. The 
minimal latency in clock cycles using the proposed 
algorithm to transfer a packet is given by: 
                 latency = (∑ni=1Ri)+P*2+T_LINK                 (1) 
  Where n is the number of switches in the communication 
path (source and target included), Ri is the number of clock 
cycles for routing data through one router, P is the packet 
size and T_LINK is the inter-FPGA link latency (flit 4 in 
the packet from Fig. 4). Ri depends on the routing 
algorithm. Ri is 7 clock cycles for 2D XY routing and 11 
clock cycles for the proposed routing algorithm. 
  Fig. 7 shows the average latencies with different links for 
the 3X3X2 NoC to transfer 50 packets with 9-flit length 
using the NoC and the scenario depicted in 2.  
 
Fig. 7 The average latency for 2X3X3 NoC with different links 
  The average latencies have the same behavior whatever 
the type of communication. The saturation point can be 
evaluated (around 70% for this case). From any emulation, 
we can estimate the latency between two nodes without 
considering the inter-FPGA communication (by removing 
the numbers of clock cycles used by the communication). 
V. CONCLUSION 
  In this paper, we designed a hardware implementation of 
routing algorithm for multi-FPGA based large scale NoC 
based on the existing 2D routing scheme. The proposed 
routing algorithm can be used with both intra-FPGA and 
inter-FPGA communications. We showed a resource 
utilization and latency performance evaluation for our work. 
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